


Energy Efficient System Design

Dr. Gang Qu



INSTITUTE FOR
SYSTEMS RESEARCH
A. JAMES CLARK SCHOOL OF ENGINEERING

Designing low power and energy efficient computing and communication systems needs a holistic approach from system to circuit and below.

System Level:

- Probabilistic design with QoS guarantee
- Parallelism in multi-core systems
- Heterogeneous and reconfigurable system
- Fault tolerant systems

Application Level:

- Real time task/job scheduling
- Dynamic voltage and frequency scaling
- Energy aware computing
- Approximate computing

Logic Level:

- FSM re-engineering and re-encoding
- Gate replacement and logic reconstruction

Circuits Level:

- Dual-Vt design
- Input vector control for leakage reduction
- Temperature aware computing

Cross layer:

- Computation vs communication
- Energy harvesting and scavenging

Applications

- Real-time Embedded Systems
- Internet of Things (IoTs)
- Green Computing and Communication
- Portable Devices
- Wearable/Implantable Medical Devices
- Wireless Sensor Networks

Future Work

- Approximate Computation
- Low Power Memory Design
- Improved DVFS techniques
- Energy harvesting
- Energy aware computing

Dual Threshold Voltage V_t Design


Goal: Reduce leakage power

Approaches:

- Use minimum leakage vector (MLV) for sleep
- Use dual V_t design:
 - high V_t for low leakage
 - low V_t for critical path

Challenges:

- Interdependency between input vector and dual V_t assignments.
- Simultaneous optimization required




Simultaneous assignment algorithm

FSM reengineering

Goal: Reduce switching activity in a circuit to reduce dynamic power.

Method: Re-constructs a minimized FSM and re-encodes it to achieve better synthesis solutions with low power.




Probabilistic Design

Application area:

- multimedia embedded systems

Why:

- These systems are overdesigned.
- Uncertainties in execution time.
- Tolerance for execution failures.



Dual Voltage & Frequency Scaling


Circuits can work at a range of V_{dd} values.

Reduce V_{dd} to γV_{dd}

>> Dynamic Power reduces by $\sim \gamma^3$

Our Solution:

- Change Voltage only when necessary
- Change at maximal rate



Challenges:

How to Implement efficient & QoS-aware DVFS system

Temperature aware design

Motivation:


Low Power designs should consider temperature variations.

Problem:

- Given current temperature and maximum temperature what is the maximum workload can be done by a DVS processor?
- How to design temperature aware dual-Vt systems?


Solution:

- Temperature aware leakage minimization algorithm.
- Temperature aware dual-Vt design
- Alt-DVS algorithm



Before temperature aware optimization:

- Peak temperature: 70.37°C
- 1309 cells in 55.37°C



After temperature aware optimization:

- Peak temperature: 68.54°C
- 863 cells in 55.37°C or higher