Partial vs. Total Order a.k.a Polychrony vs. Synchrony

Models of Time for Safety Critical Systems

Sandeep K. Shukla FERMAT Lab Hume Center for National Security and Technology Virginia Tech Arlington Research Center Arlington, VA.

MBSE Colloq. at the University of Maryland

This work is partially supported by funds from AFRL and OSD Sandeep K. Shukla FERMAT Lab Hume Center for National Models of Time for Safety Critical Systems



Ivan Sutherland," The Tyranny of the Clock – Promoting a clock-free paradigm that fits everything learned about programming since Turing", Communications of ACM, October 2012.

Motivating this Talk

- Describe a partial ordered model of logical time Polychrony
- Show some essential distinctions between synchronous programming (totally ordered logical time) and Polychrony
- Show a calculus of logical time as a calculus for deterministic implementation, provable refinement, and more
- A Polychronous methodology for distributed deterministic implementation of model-driven Cyber Physical System design

L-3 and VT will produce a Robust Industrial Strength Implementation of the Model Driven Synthesis Tool Based on this.

Outline of the talk





- 3 Concurrency and Multi-Threading
- Distribution over Asynchronous Network

5 Concluding Remarks

Introduction Concurrency and Multi-Threading Distribution over Asynchronous Network Concluding Remarks

Cyber Physical System

Outline of the talk



2 Introduction

- 3 Concurrency and Multi-Threading
- 4 Distribution over Asynchronous Network

5 Concluding Remarks

Introduction Concurrency and Multi-Threading Distribution over Asynchronous Network Concluding Remarks

Motivation

Cyber Physical System

• Cyber

- Sampling/sensing
- Compute based on control laws
- Actuating

Introduction Concurrency and Multi-Threading Distribution over Asynchronous Network Concluding Remarks

Motivation

Cyber Physical System

- Cyber
 - Sampling/sensing
 - Compute based on control laws
 - Actuating
- Physical
 - Dynamic
 - Continuous
 - Multiple Modes (piecewise continuous)

Introduction Concurrency and Multi-Threading Distribution over Asynchronous Network Concluding Remarks

Cyber Physical System

What we will not talk About

- Modeling the Physical Dynamics as Dynamical System
- Adaptive Zero-crossing Issues
- Real-Time Scheduling of Reactions
- Higher Level Data Types and Extended Type System
- Constructive Semantics for Polychrony
- Combining Synchrony and Polychrony into one Framework Onyx
- Visual Polychrony EmCodeSyn Environment
- Extending class of synthesizable Polychronous Programs beyond weak endochrony

A Simple PI Controller Example Timing Issues More Timing Issues

Outline of the talk





3 Concurrency and Multi-Threading

4 Distribution over Asynchronous Network

5 Concluding Remarks

A Simple PI Controller Example Timing Issues More Timing Issues

PI Controller



Figure: Schematic of a car on sloping road

$$m\frac{dv}{dt} + cv = F - mg\theta$$
$$\frac{dv}{dt} + 0.02v = u - 10\theta$$
$$u = k(v_r - v) + \int_0^t k_i(v_r - v(\tau)) d\tau$$

A Simple PI Controller Example Timing Issues More Timing Issues

Desired velocity

PI Controller



Figure: Schematic of a car on sloping road



Controller

Throttle

Engin

$$m\frac{dv}{dt} + cv = F - mg\theta$$
$$\frac{dv}{dt} + 0.02v = u - 10\theta$$
$$u = k(v_r - v) + \int_0^t k_i(v_r - v(\tau)) d\tau$$

$$s^2+(0.02+k)s+k_i=0$$

 $k=2\zeta\omega_0-0.02$
 $k_i=\omega_0^2$
 ζ is damping parameter

 ω_0 is undamped natural frequency

Slope of road

Velocity

Sandeep K. Shukla FERMAT Lab Hume Center for National Models of Time for Safety Critical Systems

A Simple PI Controller Example Timing Issues More Timing Issues

A PI Controller for Cruise Control



A Simple PI Controller Example Timing Issues More Timing Issues

Signals as Flows



v=sampled velocity, e=instantaneous error, u=computed throttle input

A Simple PI Controller Example Timing Issues More Timing Issues

How to Compute the Thrust u

```
process CruiseControl(?real v; !real u) {parameter v, n, k, k_i}
(|e := v<sub>r</sub> - v
|last_count := count $ init 0
|count:=(last_count + 1) when (last_count < n) default 0;
|sum:= k_**e when (count = 0) default ((sum $ init 0) + k_i*e)
|u := (k*e + (sum $ init 0)) when (count = 0)
|)
where
    real sum, e;
    integer count, last_count;</pre>
```

A Simple PI Controller Example Timing Issues More Timing Issues

Timing Issues

- Sampling of a new velocity v drives the computation
- Computation of *e*, *count*, *sum* are synchronized to sampling of *v*
- Computation of u is only a sub-sampling of the flow of v
 - only when *count* = 0
- This is almost synchronous programming

A Simple PI Controller Example Timing Issues More Timing Issues

Differences with Synchronous Programming

- Usually in imperative synchronous program
 - A tick indicates a new cycle of computation
 - Sampling of all signals are done at the tick
 - Values are computed as necessary
 - Those not computed are absent (Esterel), or contain default values (Quartz)
 - Whatever happens at the instigation of a tick until the next tick is a 'reaction'
 - The duration is abstracted to a point (logical instant)
 - Logical instants are totally ordered

A Simple PI Controller Example Timing Issues More Timing Issues

Handling Multiple Inputs

```
process CruiseControl(?real v; integer rpm; !real u)
   {parameter vr,n,k,ki,rpmth,ud}
(|e := vr - v
   |last_count := count $ init 0
   |count:=(last_count + 1) when (last_count < n) default 0;
   |sum:= ki*e when (count = 0) default ((sum $ init 0) + ki*e)
   |u := (k*e + (sum $ init 0)) when ((count = 0) when (rpm < rpmth))↔
        default (u$ init ud)
   |rpm ^= (count = 0)
   |)
where
   real sum, e;
   integer count, last_count;</pre>
```

A Simple PI Controller Example Timing Issues More Timing Issues

Timing Issues

- Sampling of a new velocity v drives the computation
- Computation of *e*, *count*, *sum* are synchronized to sampling of *v*
- Computation of u is only a sub-sampling of the flow of v
 - only when *count* = 0 and the sampled *rpm* is below a threshold *rpm*_{th}
- The sampling of *rpm* is aligned with that of *v* but every *n* samples of *v*
- Logical time is totally ordered.

A Simple PI Controller Example Timing Issues More Timing Issues

To Sample or not to Sample



Split Attention Threads, Interaction and Interrupts

Outline of the talk





3 Concurrency and Multi-Threading

4 Distribution over Asynchronous Network

5 Concluding Remarks

Split Attention Threads, Interaction and Interrupts

Concurrency

- While the car is sampling speed for cruise control
 - It is also sampling temperature for climate control
 - $\bullet\,$ It is also sampling user input to C/D player for audio control
 - It is also sampling GPS signals for navigation
 - It is sampling many other things
 - not all require the same sampling rate
- Further, in some cases, whether to sample depends on the values of already sampled ones.
 - e.g. Only if the sampled temperature too high, sample the coolant level

Split Attention Threads, Interaction and Interrupts

Multi-Attention Scenario



L:S = 0:Timer = T ; While (Timer!= 0) { Sample v $S = S + (v_r - v) * k_i$ $Timer = Timer - \tau$ wait for τ Samplev $U = k * (v_r - v) + S * k_i$ Go to L: L:S=0;Timer = T : While (Timer!= 0) { Sample t $S = S + (t_s - t) * c_1$ $Timer = Timer - \tau$ wait for τ 3 Sample t $\theta = c * (t_s - t) + S$ Go to L:

Split Attention Threads, Interaction and Interrupts

Consider a Simplified version of this



$$y = y$$
\$init0 + x

$$u = u$$
\$*init*0 + v

where, x=1,3,4,5,7,9,10,-1,6,...and v=0,1,3,4,5,6,...

There is "quiescent determinism"

Split Attention Threads, Interaction and Interrupts

If we were to sample under global clock

- Read(x,v)?
- Read(x); Read(v); ?
- Read(v); Read(x); ?

None of them will be able to preserve all the possible flows shown.

Two distinct threads paced distinctly without any relationship between their paces – logical time is partially ordered.

Split Attention Threads, Interaction and Interrupts

What could have I done in Esterel/Lustre?

- Create Buffers?
 - What size?
 - Whatever size you choose, there are behaviors that get pruned out.
 - If you have any additional information between the paces of x and v, then buffering may preserve all the behaviors
 - $\hat{x} = 3\hat{v} + 2$ (affine clocks)

Split Attention Threads, Interaction and Interrupts

When the threads interact!

- The previous example has two threads who never interact
- Two Esterel/Lustre processes could be written and run under two different clocks and avoid Polychrony
- But more often than not, these kinds of threads will interact
- A contrived example:
 - The temperature control thread might decide to disengage the cruise control when the temperature is too low

Split Attention Threads, Interaction and Interrupts

How to Handle Interrupt

```
process Interruptible_CC(?real v;?boolean interrupt;!real u)
    {parameter v<sub>r</sub>,n,k,k<sub>i</sub>}
(|e := v<sub>r</sub> - v
    last_count := (count $ init 0)
    lcount:=(last_count+ 1) when (last_count < n) default 0;
    lsum:=((sum $ init 0) + k<sub>i</sub>*e) when (last_count < n) default 0;
    lu := (k*e + sum) when (!interrupt when (count = n))
    linterrupt ^= (count=n)
    lcount ^= v ^= sum
    l)
    where
    real sum, e;
    integer count, last_count;</pre>
```

- 2 inputs with unrelated paces
 - interrupts happen once in a while
 - sampling of velocity happens regularly
- One solution: Check Interrupt only when outputting throttle
 - interrupt sampling is done at predetermined events bring back total order

Split Attention Threads, Interaction and Interrupts

Another Solution

```
process Interruptible_CC(?real v;?boolean interrupt;!real u)
    {parameter vr,n,k,k;}
(| e := vr, - v
    last_count := (count $ init 0)
    count:=(last_count + 1) when (last_count < n) default 0;
    lsum:=((sum $ init 0) + k;*e) when (last_count < n) default 0;
    linterrupted := interrupt default (interrupted $ init false)
    u := (k*e + sum) when (!interrupted when (count == n))
    linterrupt ^= v
    lcount ^= v ^= sum
    l)
    where
    real sum, e;
    integer count, last_count;
    boolean interrupted;
</pre>
```

• Check for interrupt every time you sample v, and it has a value *true* iff there is an interrupt – total order

Split Attention Threads, Interaction and Interrupts

Temperature Control Process (PI controller)

```
process TempControl(?real t;!real \theta;!event interrupt)
    {parameter t_s,n,c,c_i, T}
(|e := t_s - t
    last_count := (count $ init 0)
    interrupt := true when (t < T)
    count:=(last_count + 1) when (last_count < n) default 0;
    sun:=((sum $ init 0) + c_i*e)when(last_count < n) default 0;
    l := (c*e + sum) when (count == n)
    l count ^= t ^= sum
    l)
    where
    real sum, e;
    integer count;</pre>
```

 Generate an interrupt as soon as temperature goes below a threshold T.

Split Attention Threads, Interaction and Interrupts

Combined CC + TC

```
process CCTC(?real v, real t; boolean interrupt, real u, real \theta)
    {parameter v_r, t_s n, m, k, k_i, c, c_i, T}
(|e_1 := v_r - v
  last_count_1 := (count_1 \$ init 0)
  count_1 := (last_count_1+1) when (last_count_1 < n) default 0
  sum_1:=((sum_1 \ sinit \ 0)+k_i*e_1) when (last_count_1 < n) default 0
  u := (k * e_1 + sum_1) when (! interrupted when (count_1 == n))
  interrupted \hat{} = (count_1 = n)
  count_1 = v = sum_1
  e_2 := t_s - t_s
  interrupt := true when (t>T) default interrupt $ init false
  interrupted := interrupt when (count_2 = m)
  last_count_2 := (count_2 \$ init 0)
  count_2 := (last_count_2+1) when (last_count_2 < n) default 0;
  sum_2:=((sum_2 \ init \ 0)+c_i*e) when (last_count_2 < n) default 0;
  \theta := (c * e_2 + sum_2) when (count_2 = m)
  count_2 = t = sum_2
 where
    real sum<sub>1</sub>, e_1, sum<sub>2</sub>, e_2;
    integer count<sub>1</sub>, count<sub>2</sub>;
    boolean interrupted:
```

Split Attention Threads, Interaction and Interrupts

Modular Hierarchic CC+TC

```
process Modular_CCTC(?real v,real t;!boolean interrupt,real u,real θ)
      {parameter v, tsn,m,k,k,c,c,T}
(| u := Interruptible_CC{v, n, k,k}(v,interrupt)
      | θ, interrupt:= TempControl{ts, m, c, c,c,T}(t)
      |)
```

Split Attention Threads, Interaction and Interrupts

Modular Hierarchic CC+TC (2)

```
process TempControl(?real t;!real 0;!boolean interrupt)
  {parameter t<sub>s</sub>,n,c,c<sub>i</sub>, T}
(|e := t<sub>s</sub> - t
  |last_count := (count $ init 0)
  in_interrupt := true when (t>T) default in_interrupt $ init false
  interrupt := in_interrupt when (count == n)
  icount:=(last_count + 1) when (last_count < n) default 0;
  isum:=((sum $ init 0) + c<sub>i</sub>*e) when (last_count < n) default 0;
  id := (c*e + sum) when (count == n)
  icount ^= t ^= sum
  i)
  where
    real sum, e;
    integer count;
    boolean in_interrupt</pre>
```

Split Attention Threads, Interaction and Interrupts

Modular Hierarchic CC+TC (3)

```
process Interruptible_CC(?real v;?boolean interrupt;!real u)
    {parameter v<sub>r</sub>,n,k,k<sub>i</sub>}
  (|e := v<sub>r</sub> - v
    last_count := (count $ init 0)
    count:=(last_count + 1) when (last_count < n) default 0;
    sum:=((sum $ init 0) + k<sub>i</sub>*e) when (last_count < n) default 0;
    u := (k*e + sum) when (count == n) when !interrupt
    interrupt ^= (count == n)
    count ^= v ^= sum
    |)
    where
    real sum, e;
    integer count, last_count;</pre>
```

Split Attention Threads, Interaction and Interrupts

Clock Hierarchy (Logical Time Hierarchy)



Split Attention Threads, Interaction and Interrupts

This process can be synthesized into two threads TC and CC

- TC in every cycle, samples temperature
 - At the same cycle when it issues temperature correction it checks if temperature exceeds threshold
 - if so, it generates interrupt and wait until CC's has read it
 - then goes back to computing its control, and then starts the same cycle again.
- CC in every cycle samples speed,
 - computes the control, but checks for interrupted status which is by default false during every cycle, except when TC had raised the interrupt, and waiting.
 - interrupted status only changes at the same cycle as throttle computation
 - The CC's throttle computation is synchronized with TC's temperature correction
- The thread synchronization mechanism must ensure that TC can check when CC sets its interrupted status to true (via

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Outline of the talk





3 Concurrency and Multi-Threading

Distribution over Asynchronous Network

5 Concluding Remarks

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Flow Determinism

• What does it mean to design GALS implementation?

- Design a Concurrent System in Polychronous Framework
- Prove Correctness with respect to High Level Flow Equations
- Split the System into Concurrent Components
- Deploy over distributed nodes with no global clock
- Prove flow equivalence

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Flow Determinism

• What does it mean to design GALS implementation?

- Design a Concurrent System in Polychronous Framework
- Prove Correctness with respect to High Level Flow Equations
- Split the System into Concurrent Components
- Deploy over distributed nodes with no global clock
- Prove flow equivalence
- Let P_1 and P_2 be two Polychronous processes such that $P_1 \mid P_2$ is weakly endochronous
 - This means $P_1 \mid P_2$ has deterministic multi-threaded implementation with flow determinism

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Flow Determinism (2)

- What is *flow determinism*?
 - Usually Polychronous operators define relations between flows
 - If endochronous such relations turn out to be functions (endochrony)
 - If weakly endochronous such relations turn out to be functions modulo partial order trace equivalence (Mazurkiewicz trace theory)

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Mutual Timing Awareness

- Let us denote by $P_1 || P_2$ asynchronous composition of P_1 and P_2
- If we have proven P₁ | P₂ flow deterministic safe to implement
 - Proving $P_1 \| P_2 \sim P_1 \mid P_2$ will accomplish our objective
 - $\bullet \sim -$ flow equivalence
- If $P_1 || P_2 \sim P_1 | P_2$ then we have to find conditions or wrappers that would make it so.

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Mutual Timing Awareness (2)

- if P_1 and P_2 share signals x, y, ...
 - if $P_1 | P_2$ is weakly endochronous they have the same deterministic notion of timing of x, y, ...
 - Hence $P_1 || P_2 \sim P_1 || P_2$
- If P₁ and P₂ is said to be isochronous if they have exact mutual timing awareness.

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Making them isochronous

- Consider $P_1 = (|x| := a \ default \ b |)$
- *P*₂ = (| *y* := a default b |)
- Since (| x := a default b | y := a default b |) ~ (| x := a default b | y := x |)
 - $P_1 \mid P_2$ (extended) flow deterministic.
 - But $P_1 | P_2 \nsim P_1 || P_2$
 - Because relative delays of *a* and *b* are not guaranteed.
- Therefore, in order to deploy these two processes in a GALS environment, we need wrappers.

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Wrapper Synthesis

- Let us define P'_1 = (| x := a default b | a^= when ca | b^= when cb | ca^= cb |)
- Let $P'_2 = (| a^{-} = when ca | b^{-} = when cb | ca^{-} = cb | y := a default b |)$
 - $P_1' \mid P_2' \sim P_1' \| P_2'$
 - Now P'_1 is a wrapped version of P_1 , and P'_2 is a wrapped version of P_2
 - P'_1 and P'_2 has two extra inputs *ca* and *cb* which encode presence and absence of *a*, *b*, and thus both processes have mutual awareness of presence/absence of *a* and *b*.
- If the network can guarantee synchronized signals are synchronously visible at both nodes (*ca* and *cb*) – that is sufficient for this to work.

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Wrapper Synthesis (2)

- If the network can guarantee consistent delivery of a view of external signal synchronizations e.g.,present() system call
- Let us define

 $\textit{PP}_1 = (\mid \textit{P}'_1 \mid \textit{ca} := \textit{present}(\textit{a}) \mid \textit{cb} := \textit{present}(\textit{b}) \mid) \setminus \{\textit{ca},\textit{cb}\}$

- $PP_2 = (|P'_2| ca := present(a) | cb := present(b) |) \setminus \{ca, cb\}$
 - $PP_1 \mid PP_2 \sim PP_1 \| PP_2$
 - Now *PP*₁ is a wrapped version of *P*₁, and *PP*₂ is a wrapped version of *P*₂
 - PP_1 and PP_2 do not even need any change to their interface as the distributed O/S delivers a consistent information to both.
- The Question is how does the O/S implement a deterministic system call such as present()

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Wrapper Synthesis (3)

• If present() system call is not deterministically implemented, one can make one of the processes a master process as follows

• Let us define $PP_1 = (|P'_1| ca := present(a) | cb := present(b) |)$ $(PP_1 + P'_1) = (P_1 + P_2) = P_1 + P_2$

• $(PP_1 \mid P'_2) \setminus \{ca, cb\} \sim P_1 \parallel P_2$

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Wrapper Synthesis (4)

- In these solutions the logical timing is not changed, thus the logical synchronizations are preserved. This is not required to preserve flow equivalence.
- Consider the following example: $ADD_1(?a, b; !s_1) = s_1 := a + b$ and $ADD_2(?a, b; !s_2) = s_2 := a + b$
- In $ADD_1 \mid ADD_2$ we have s_1 and s_2 as synchronous flows as so are *a* and *b*
- Now Let us create synchronous/asynchronous interfaces for these processes which can be wrapped on the synchronous ADD_i to be used in GALS

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Asynchronous Interface

```
process ASYNIF(? real a,b; !real aa, ab)
    ma : = a cell ^b
    mb : = b cell ^a
    do_add = a^*b default (a^+ b) when (number-arrived = 1)
    number-arriving = (0 when do_add) default ((number-arrived + 1) \leftrightarrow
      when (a + b)
    number-arrived = number-arriving $ init 0
    number_arriving \hat{} = a + b
    aa := ma when do_add
    bb := mb when do add |)
where
real ma, mb;
integer number-arriving, number-arrived;
event do_add;
end:
 process ASYNADD1 (? real a, b; !real s1)
   aa, bb := ASYNINF(a,b)
    s1 := aa + bb
  ) where
real aa, ab;
end:
```

Flow Determinism Isochrony and Mutual Timing Awareness Making Them Isochronous Wrap Them for GALS Asynchronous Interface Synthesis

Asynchronous Interface

- In ASYNDD₁ | ASYNDD₂, s₁ and s₂ still are synchronous flows, but a and b are asynchronous.
- If there are no overtaking of a or b (there is never more than one occurrence of each flow in advance)
 ASYNDD1 | ASYNDD2 ~ ADD₁ | ADD₂
- Thus provided that there is no overtaking of *a* or *b* in the network, *ASYNDD*₁||*ASYNDD*₂ ~ *ADD*₁ | *ADD*₂
- synchronization is not preserved, thus we do not have process equality.

Outline of the talk





- 3 Concurrency and Multi-Threading
- 4 Distribution over Asynchronous Network



Final Remarks

- We talked about the basics of Polychrony and Calculus of Partially ordered Logical Instants
- How to use the Calculus to refine spec to implementation
- We did not talk about our most recent work.

Further Reading

- "Embedding polychrony into synchrony" J. Brandt, M. Gemnde, K. Schneider, S. Shukla, and J.-P. Talpin. In Transactions on Software Engineering. IEEE, 2012.
- Provide a synchronous, asynchronous, and polychronous components by clocked guarded Actions" J. Brandt, M. Gemnde, K. Schneider, S. Shukla, and J.-P. Talpin. In Design Automation for Embedded Systems, Special Issue on Languages, Models and Model Based Design for Embedded Systems. Springer, 2012.
- "Constructive polychronous systems". J.-P. Talpin, J. Brandt, M. Gemnde, K. Schneider, and S. Shukla. Logical Foundations in Computer Science (LFCS'12). Springer, January 2013

Further Reading (2)

- Bijoy A. Jose, Jason Pribble and Sandeep K. Shukla, "Faster software synthesis using Actor Elimination Techniques for Polychronous formalism, in Proceedings of Applications of Concurrency in Synchronous (ACSD), Portugal, June 2010.
- Bijoy A. Jose and Sandeep K. Shukla, MRICDF : A polychronous Model for Embedded Software Synthesis. Book Chapter in: "Synthesis of embedded software: frameworks and methodologies for correctness by construction software design", ISBN 978-1-4419-6399-4, Springer, 2010.
- Synthesizing embedded software with safety wrappers through polyhedral analysis in a polychronous framework M Nanjundappa, M Kracht, J Ouy, SK Shukla - System Level Synthesis Conference (ESLsyn), 2012
- Bijoy A. Jose, Abdoulaye Gamati, Julien Ouy, Sandeep K. Shukla: SMT based false causal loop detection during code synthesis from Polychronous specifications. MEMOCODE 2011: 109-118

Further Reading (3)

- Bijoy A. Jose, Sandeep K. Shukla: An alternative polychronous model and synthesis methodology for model-driven embedded software. ASP-DAC 2010: 13-18
- Bijoy A. Jose, Jason Pribble, Sandeep K. Shukla: Faster Software Synthesis Using Actor Elimination Techniques for Polychronous Formalism. ACSD 2010: 147-156
- M Nanjundappa, M Kracht, J Ouy, SK Shukla: A New Multi-threaded Code Synthesis Methodology and Tool for Correct-by-Construction Synthesis from Polychronous Specifications, ACSD 2013:21-30
- SK Shukla, JR Ouy, M Nanjundappa, P Kumar, M Anderson, G Selvam, M Kracht: Techniques and Tools for Trustworthy Composition of Pre-Designed Embedded Software Components, AFRL Technical Report, 2012
- Julien Ouy, Matthew Kracht, and Sandeep K. Shukla: Abstraction of Polychronous Dataflow Specifications into Mode-Automata, SAMOS XIII, 2013.

Any Questions??

Thank You!!