Ankur Srivastava

Funding Agency

Defense Advanced Research Projects Agency through Intel Corp.




Through the Structured Array Hardware for Automatically Realized Applications (SAHARA) program, Intel and its partners are developing obfuscation technologies for their structured Application Specific Integrated Circuit (eASIC) chips. Srivastava is the principal investigator for a three-year, $699,830 “Red Team” subcontract that will stress test the security of these chips through rigorous verification, validation and development of new attack methodologies.

Srivastava’s team will develop strategies for attacking the integrated eASIC design flow that incorporates Logic Locking and One Time Programmable (OTP) Look-Up Table (LUT) configuration, Obfuscation, and Network on Chip (NoC) router table configuration.

About the SAHARA Program

Through automation, the SAHARA program aims to significantly improve the design flow time (from 28 weeks to 9 weeks) of converting a field programmable gate array (FPGA) chip design to Intel’s eASIC chip design. It is also incorporating and integrating four countermeasure IP security features as part of the design flow. The secured eASIC design flow will be implemented on Intel Process Technology.

About Intel eASICs

While FPGAs are field programmable, Application Specific Integrated Circuits (ASICs) are specific to each application. ASICs are designed for one purpose and cannot be changed after they are manufactured. The extra capabilities that might be used by an FPGA are not included, reducing manufacturing costs for high-volume mass production.

Intel produces “eASIC” devices, structured ASICs that are an intermediary technology between FPGAs and standard-cell ASICs. These devices provide lower unit cost and lower power compared to FPGAs and faster time to market and lower non-recurring engineering cost compared to standard-cell ASICs.